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Metal–oxide–semiconductorIn this work, 7.5 nm Ga2O3 dielectric thin ﬁlms have been deposited on p-type (111) silicon wafer using
plasma enhanced atomic layer deposition (PEALD) technique. After the deposition, Ga2O3 thin ﬁlms were
annealed under N2 ambient at 600, 700, and 800 C to obtain b-phase. The structure and microstructure
of the b-Ga2O3 thin ﬁlms was carried out by using grazing-incidence X-ray diffraction (GIXRD). To show
effect of annealing temperature on the microstructure of b-Ga2O3 thin ﬁlms, average crystallite size was
obtained from the full width at half maximum (FWHM) of Bragg lines using the Scherrer formula. It was
found that crystallite size increased with increasing annealing temperature and changed from 0.8 nm to
9.1 nm with annealing. In order to perform electrical characterization on the deposited ﬁlms, Al/b-Ga2O3/
p-Si metal–oxide–semiconductor (MOS) type Schottky barrier diodes (SBDs) were fabricated using the
b-Ga2O3 thin ﬁlms were annealed at 800 C. The main electrical parameters such as leakage current level,
reverse breakdown voltage, series resistance (RS), ideality factor (n), zero-bias barrier height (/Bo), and
interface states (NSS) were obtained from the current–voltage (I–V) and capacitance–voltage (C–V) mea-
surements at room temperature. The RS values were calculated by using Cheung methods. The energy
density distribution proﬁle of the interface states as a function of (ESS–EV) was obtained from the forward
bias I–V measurements by taking bias dependence of ideality factor, effective barrier height (/e), and RS
into account. Also using the Norde function and C–V technique, /e values were calculated and cross-
checked. Results show that b-Ga2O3 thin ﬁlms deposited by PEALD technique at low temperatures can
be used as oxide layer for MOS devices and electrical properties of these devices are inﬂuenced by some
important parameters such as NSS, RS, and b-Ga2O3 oxide layer.
 2014 Elsevier B.V. All rights reserved.1. Introduction
Monoclinic Gallium oxide (b-Ga2O3) is one of the large band gap
semiconductor materials and it has a direct band gap about 5 eV
[1]. Since b-Ga2O3 features a higher dielectric constant (10–14)
than SiO2 (4) and has a unique transparency from the visible into
the ultraviolet (UV) region, this material is very good candidate for
industrial applications such as solar cells and optoelectronic de-
vices operating at short wavelength, gate dielectric materials for
complementary metal–oxide–semiconductor (CMOS) devices,
next-generation high power devices, etc. [2,3]. In addition, metal/
b-Ga2O3/semiconductor (MOS) type hydrogen sensor diodes with
b-Ga2O3 reactive oxide ﬁlms are very useful for hydrogen gas sens-
ing since the reactive oxide intermediate layer between metal and
semiconductor Schottky barrier diodes could improve the hydro-
gen gas sensing performance [4–6]. Ga2O3 has ﬁve crystalline mod-
iﬁcations (a, b, V, d, e) but b-form is the most stable crystalline
modiﬁcations from room temperature to melting point of about1800 C. Also, b-Ga2O3 has a chemically stable even if it is exposed
to concentrated acids such as hydroﬂuoric acid [7].
Because of these beneﬁcial material properties, b-Ga2O3 thin
ﬁlms require the careful structural and electrical analysis. As
known, growth techniques are crucial to obtain quality thin ﬁlms.
Variety of thin ﬁlm deposition methods such as sol–gel method [8],
metal–organic chemical vapour deposition (MOCVD) [9], sputter-
ing, pulsed laser depositon [10], molecular beam epitaxy [11,12],
and atomic layer deposition technique (ALD) [13–18] have been
used to achieve better quality of b-Ga2O3 thin ﬁlms. Unlike other
physical vapor deposition (PVD) or chemical vapour deposition
(CVD) methods, ALD is based on the saturative surface reactions,
which results in a self-limiting growth mechanism. As a result,
excellent conformality and large-area uniformity in addition to
accurately controlled ﬁlm thickness are inherently obtained. With
the help of remote plasma, the processing temperatures can also be
kept relatively low, which makes ALD attractive for a wide range of
low-temperature compatible substrates including transparent and
ﬂexible polymers. At low deposition temperatures, to enable
exchange reactions between the atoms or molecules, activation
energy is required which might be provided via plasma activation
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alternative to conventional ALD. Thus, plasma source creates ions
and radicals, enhance the chemical reactions and provide a wider
range of materials which can be deposited at low temperatures.
In this study, we report on the growth of 7.5 nm Ga2O3 thin
ﬁlms on p-type Si substrate using trimethylgallium (TMG) and O2
plasma as the Ga source and oxidant, respectively and extraction
of the main electrical parameters of Al/b-Ga2O3/p-Si (MOS) type
SBDs using the I–V and C–V characteristics at room temperature.
Also, annealing effect on the structural and microstructural proper-
ties of b-Ga2O3 thin ﬁlms was discussed. To the best of our knowl-
edge, such a study is not yet carried out on PEALD-grown b-Ga2O3
thin ﬁlms.2. Experimental method
Ga2O3 thin ﬁlms were deposited by a Fiji F200 PEALD reactor (Ultratech/Cam-
bridge Nanotech Inc.) using TMG as the Ga precursor and O2 plasma as the oxidant
with a base pressure of 0.20–0.25 Torr. Firstly, cleaning procedures were performed
to p-type Si (111) wafers with 5 min sequential ultrasonic agitation in isopropanol,
acetone, methanol, and de-ionized (DI) water. Afterwards, the wafers were treated
in (1:19) HF: H2O mixture for 1 min to remove native oxide on substrate surface. As
the last step of the cleaning procedure, Si (111) wafer pieces were rinsed with DI
water and dried by using N2. After the cleaning procedure, wafers were loaded into
the ALD reactor through a load lock. As mentioned in our previous group paper [18],
in order to optimize growth parameters needed for the self-limiting deposition of
Ga2O3 thin ﬁlms, the effect of TMG dose, O2 plasma duration, and Ar purge time
were studied. Firstly, 500 cycles Ga2O3 ﬁlms were deposited on a wafer to obtain
thickness parameters with High Resolution Transmission Electron Microscope
(HRTEM). After thickness calibration, 120 cycles were deposited at 250 C, where
one cycle consisted of 0.015 s TMG (precursor bottle temperature 6 C)/5 s Ar
purge/2–60 s (25 sccm, 300W) O2 plasma/5 s Ar purge. Postgrowth annealing of
120 cycles Ga2O3 ﬁlms was performed in a rapid thermal annealing system (ATV-
Unitem, RTP-1000–150) under 100 sccm N2 ﬂow at 600, 700, and 800 C.
For structural characterization, HRTEM (FEI Tecnai G2 F30 transmission elec-
tron microscope) at an operating voltage of 300 kV was used for the imaging of
Ga2O3 thin ﬁlms. Also, to provide crystallographic information, Selected Area Elec-
tron Diffraction (SAED) measurement was carried out. Grazing-incidence X-ray dif-
fraction (GIXRD) measurements were performed in a PANanalytical X’Pert PRO
MRD diffractometer operating at 45 kV and 40 mA, using Cu K-a radiation. Initial
scans were performed within the range of 10–90 by using 0.1 step size and
0.5 s counting time. For the crystalline samples, additional data were obtained
within the same 2h range by the summation of eight scans, which were performed
by using 0.1 step size and 10 s counting time. Surface roughness and root-mean
square (RMS) values were obtained by using Asylum Research, MFP-3D Atomic
Force Microscope. In order to investigate electrical properties of b-Ga2O3 thin ﬁlms,
Al/b-Ga2O3/p-Si metal–oxide–semiconductor (MOS) type Schottky barrier diodes
(SBDs) were fabricated using the b-Ga2O3 thin ﬁlms which annealed at 800 C with
standard lithography process. All of the fabrication processes were conducted at
class 100 and 1000 UNAM cleanroom facility. Back ohmic contact and top rectiﬁer
contact metallization was carried out by the thermal evaporation of a 80 nm-thick
aluminum (Al) layer using VAKSIS Thermal Evaporation system (PVD Vapor – 3S
Thermal). Samples were annealed in ATV RTA system at 450 C for 2 min under
N2 atmosphere for back-ohmic contact.Fig. 1. (a) Cross-sectional HRTEM image of the Ga2O3 thin ﬁlm deposited on Si (13. Results and discussion
For thickness controlling, ﬁrstly 500 cycles Ga2O3 ﬁlm deposited
on Si (111) at 250 C and cross-sectional High Resolution Trans-
mission Electron Microscope (HRTEM) image was carried out as
in Fig. 1(a). Film thickness was measured as 26.7 nm from this im-
age, which is in good agreement with the results obtained by
ellipsometry.
Also, to provide crystallographic information, Selected Area
Electron Diffraction (SAED) measurement was carried out and
shown in Fig. 1(b). As can be seen from Fig. 1(b), as-deposited
Ga2O3 ﬁlm shows amorphous nature. In our sample, 120 cycles
Ga2O3 ﬁlm was deposited on Si (111) at 250 C and thickness
was also is in good agreement with ellipsometry measurements.
Fig. 2(a) and (b) show GIXRD patterns of as-deposited and an-
nealed Ga2O3 thin ﬁlms at different temperatures, respectively.
As-deposited Ga2O3 thin ﬁlms were found as amorphous structure.
After annealing at 600 C under N2 atmosphere, b-phase Ga2O3
peaks began to appear and peak intensity increased and became
sharper with increasing annealing temperatures. In Fig. 2(b), all
of the main diffraction peaks in the GIXRD pattern can be indexed
to a monoclinic b-Ga2O3 (ICDD reference code: 00–011-0370). This
GIXRD pattern reveals that b-Ga2O3 has been synthesized success-
fully by using low-temperature PEALD and subsequent thermal
annealing. In order to investigate the effect of annealing tempera-
ture on the microstructure of the Ga2O3 thin ﬁlms, average crystal-
lite size values were calculated according to Scherrer formula [19]
d ¼ 0:9k
DhBcoshB
ð1Þ
where, d is the average crystallite size, k is the wavelength of the X-
ray beam (0.15418 nm), DhB is the full width at half maximum
(FWHM) that was calculated from the XRD spectra, and hB is the
Bragg angle.
As can be seen in Fig. 3, average crystallite size of the ﬁlms was
changed rapidly after annealing and increased with increasing
annealing temperature. On the other hand, FWHM values for the
most intense peak (2hB = 30.5) is decreasing after annealing rap-
idly. The average crystallite size varied from 0.8 nm to 9.1 nm. This
was evidence of improvement of crystal quality with increasing of
annealing temperature. Also, 3D-AFM topographies were carried
out to obtain idea about the surface morphologies and the root
mean-square (RMS) values. 3D-AFM images were inserted in
Fig. 2(a) and (b) for the as-deposited and annealed Ga2O3 thin
ﬁlms, respectively. RMS roughness values which was measured
from 1 lm  1 lm scan area were found as 0.16 and 0.37 nm for
as-deposited and annealed thin ﬁlms, respectively. It can be seen11) at 250 C for thickness controlling. (b) SAED pattern of the same sample.
Fig. 2. (a) GIXRD patterns of as-deposited and (b) annealed Ga2O3 thin ﬁlms. Also,
3D AFM images of as-deposited and annealed Ga2O3 thin ﬁlms were inserted in (a)
and (b), respectively.
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Fig. 4. The semi-logarithmic forward and reverse bias current–voltage character-
istics of the Al/b-Ga2O3/p-Si (MOS) device at room temperature (inset ﬁgure shows
structure of the device).
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was attributed to formation of grains upon crystallization.
To investigate electrical properties of Al/b-Ga2O3/p-Si SBDs, the
I–V measurements were carried out at room temperature and are
given in Fig. 4. As can be seen from Fig. 4, Al/b-Ga2O3/p-Si SBDs
show good rectifying behavior.
Based on the thermionic emission model, I–V characteristics of
a MOS type SBD under forward bias V (V>3kT/q) can be described
by the following relationship [20]:Fig. 3. The effect of annealing temperature on average crystallite size and FWHM
(the most intense peak) values for PEALD grown Ga2O3 thin ﬁlms.IF ¼ IO exp qnkT V  IFRSð Þ
h i
ð2Þ
where IF is the forward current, V is the forward-bias voltage, RS is
the series resistance, q is the electronic charge, k is the Boltzmann
constant, T is the temperature in K, n is the ideality factor, and Io
is the reverse bias saturation current and given by
IO ¼ AAT2exp q/BokT
 
ð3Þ
where A is the effective Richardson constant and equals to
32 A/cm2 K2 for p-type Si, /Bo is the zero-bias barrier height, A is
the effective diode area and equals to 6.25  104 cm2.
Using Eq. (2), the ideality factor is extracted from the slope of
the linear region of the ln(IF–V) characteristics as
n ¼ q
kT
d V  IFRSð Þ
d lnðIFÞð Þ
 
ð4Þ
The value of zero-bias barrier height /Bo is determined from the
intercepts of ln(IF) vs. V plot at room temperature. The experimental
values of /Bo and ideality factors (n) were obtained as 0.95 eV and-14
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Fig. 5. ln(IF) vs. ln (V) characteristics of Al/b-Ga2O3/p-Si SBDs at room temperature.
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Fig. 7. High frequency C–V characteristic of Al/b-Ga2O3/p-Si SBDs (inset ﬁgure
shows C2–V plot).
H. Altuntas et al. / Journal of Alloys and Compounds 593 (2014) 190–195 1931.93 for Al/b-Ga2O3/p-Si SBDs, respectively. The n value is higher
than unity. This situation is probably related to interface states
and the effect of barrier inhomogeneities [21–23].
Also, IF–V plot was drawn in logarithmic scale and is given in
Fig. 5 to determine which current conduction mechanisms are
dominant in the whole forward-bias region of the Al/b-Ga2O3/p-Si
SBDs. Fig. 5 shows three linear regions with different slopes
which are called region I, II, III. In these regions, IF changes with
Vm as proportional. Here, m is the slope of the ln(IF) vs. ln(V) curve
for each linear regions and were found as 1.1, 3.7, and 2 for the re-
gions I, II, and III, respectively. In the region I (at low bias), IF
changes with V1.1 and this indicates current conduction shows
ohmic behaviour. In the region II (at middle bias), IF changes with
V3.7 and this indicates current conduction shows power law voltage
dependence and obeys the space-charge limited current (SCLC)
theory. In the region III (at strong bias), the slope is 2 and this also
indicates SCLC theory and in this region, because of strong carrier
injection, the carriers escape from the traps and contribute to SCLC
[22,24–27].
Also, the Norde method [28] was employed to compare effec-
tive barrier heights (/e) of the Al/b-Ga2O3/p-Si SBDs. The Norde
function, F(V), being plotted against V as shown in Fig. 6. The F(V)
function is deﬁned as
FðVÞ ¼ V
2
 1
b
ln
IFðVÞ
AAT2
 
ð5Þ
where IF(V) obtained from the IF–V plot and b is a temperature
dependent value calculated as b = q/kT. The /ðNordeÞe is given by
/ðNordeÞe ¼ FðVminÞ þ
Vmin
2
 kT
q
ð6Þ
where F(Vmin) is the minimum point of F(V) curve and Vmin is the
corresponding voltage. From these equations, the /ðNordeÞe value
was calculated as 0.94 eV for Al/b-Ga2O3/p-Si SBDs and this value
is good agreement with obtained from I–V method.
On the other hand, capacitance–voltage measurements (C–V)
are normally used to calculate the /e value. Fig. 7 shows capaci-
tance–voltage curve of Al/b-Ga2O3/p-Si SBDs at 1 MHz.
The linear plot of C2–V is very useful for analyzing the exper-
imental C–Vmeasurements and C2–V of MOS capacitor can be de-
scribed by [20]
C2 ¼ 2
qeSA2NA
ðVO þ VÞ ð7Þ
where eS is the permittivity of the semiconductor (11.8), NA the car-
rier doping density of acceptors, V magnitude of the revere bias, VO
is the intercept of C2 with the voltage axis and is given by0.8
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Fig. 6. F(V) versus V plot of the at Al/b-Ga2O3/p-Si SBDs at room temperature.VO ¼ VD  kTq ð8Þ
The /ðCVÞe value can be obtained from
/ðCVÞe ¼ VD þ EF  D/B ð9Þ
where EF is the energy difference between the bulk Fermi level and
valance band edge and can be calculated as
EF ¼ kTq ln
NV
NA
 
ð10Þ
where NV is the effective density of states in Si valance band. In
Eq. (9), D/B is the image force barrier lowering and is given by
[29,30]
D/B ¼
qEm
4peSeO
 1=2
ð11Þ
where Em is the maximum electric ﬁeld and given by
Em ¼ 2qNAVOeSeO
 1=2
ð12Þ
After extracting the values of Vo, EF, and D/B, the values of barrier
heights of /ðCVÞe can be calculated as
/ðCVÞe ¼ VO þ
kT
q
þ kT
q
ln
NV
NA
 
 D/B ð13Þ7,4
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Fig. 8. Experimental dV/d(ln IF) vs. IF and (b) H(IF) vs. IF plots for Al/b-Ga2O3/p-Si
MOS device.
Table 1
The experimental values of main electrical parameters obtained from forward-bias I–V of Al/b-Ga2O3/p-Si SBDs at room temperature.
Io (A) n (I–V) /Bo (eV) (I–V) /e (eV) (Norde) /e (eV) (C–V) RS (H(I)) (kX) RS (dV/dln(I)) (kX) Reverse-breakdown ﬁeld (MV/cm)
1.71013 1.93 0.95 0.94 0.95 3.7 3.1 50.7
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fect agreement with the barrier height values determined via Norde
and I–V method.
One of the important electrical parameters for this MOS type
SBD device is the series resistance (RS) because this parameter
causes deviating from linearity of forward-bias I–V characteristics.
The voltage-dependent ideality factor n(V) can be written from
Eq. (2) as
nðVÞ ¼ q
kT
d V  IFRSð Þ
d lnðIF=IOÞð Þ
 
ð14Þ
RS of the device is calculated from IF–V measurement using a meth-
od developed by Cheung and Cheung [31] in the high-current range
where the IF–V characteristics are not linear due to series resistance.
Cheung functions are given as
dV
dlnIF
¼ n kT
q
þ IFRS ð15Þ
HðIFÞ ¼ V þ n kTq ln
IF
AAT2
 
ð16Þ
and H(IF) is given as
HðIFÞ ¼ n/Bo þ IFRS ð17Þ
Eqs. (15) and (17) should give straight lines for the data of down-
ward-curvature region in the forward-bias I–V characteristic.
Fig. 8 shows these straight lines. Thus, the slopes of dV/d(ln IF) vs.
IF and H(IF) vs. IF graphs give RS values.
The value of RS calculated from the dV/d(ln IF) vs. IF plots of is
closer to those obtained from the H(IF) vs. IF plots and that indicates
their consistency and validity. The obtained main electrical param-
eters are given at Table 1. It should be noted that there is a signif-
icant difference between the ideality factor obtained from the
Cheung functions and I–V method. I–V method interests in the lin-
ear region of the I–V curve but Cheung method interests in the
non-linear (downward) region. So, these differences can be sourced
from some parameters such as series resistance, interface states,
etc. because of these parameters are responsible with downward
curvature of the I–V plot [32,33].0.0E+00
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Fig. 9. The energy distribution proﬁle of interface state densities obtained from the
forward bias I–V characteristics of the Al/b-Ga2O3/p-Si SBDs.The other important electrical parameter is interface states den-
sity that leads to the deviation of the ideality factor of SBDs at high
current region. In general, for the oxide layer thickness larger than
3 nm, interface states communicate with the semiconductor.
When an oxide layer and interface states occur, the applied bias
voltage is shared by oxide layer, series resistance, and depletion
layer of the device. The density of interface states can also be esti-
mated from the current–voltage characteristics. In this case, the
effective barrier height /e is used to place in the /Bo assumed to
strongly dependent on electric ﬁeld in the depletion region and ap-
plied bias due to presence of an interfacial insulator layer and
interface states located between interfacial layer and semiconduc-
tor interface, and is given by [34,35],
/e ¼ /Bo þ bðV  IRSÞ ¼ /Bo þ ð1 1=nÞðV  IRSÞ ð18Þ
where b is the changing coefﬁcient of barrier height with bias. /e
value includes the effects of both interface states in equilibrium
with the semiconductor. Card and Rhoderick [36] proposed a for-
mula to calculate interface states density as;
nðVÞ ¼ 1þ d
ei
eS
WD
þ qNSSðVÞ
 
ð19Þ
where WD is the space charge width, NSS is the density of interface
states, ei is the permittivity of the interfacial layer, and d is the
thickness of the insulator layer. The values of d and WD were calcu-
lated from capacitance and conductance measurements (at 1 MHz)
[20,37,38].
From Eq. (19), for a SBD having interface states in equilibrium
with semiconductor, the interface state density NSS can be obtained
following equation
NSSðVÞ ¼ 1q
ei
d
ðnðVÞ  1Þ  eS
WD
 
ð20Þ
In addition, in p-type semiconductors, the energy of the interface
states ESS with respect to the top of the valence band at the surface
of semiconductor is given by [39]
ESS  EV ¼ qð/e  VÞ ð21Þ
The obtained energy distribution proﬁles of NSS are given Fig. 9.
The interface-state density has an exponential rise with bias from
the mid-gap toward the top of the valance band. As can be seen
from Fig. 9, after series resistance corrections (taking into account
RS) is made, the interface states lowered. The magnitudes of the NSS
were found as without and with RS corrections in 0.39-EV are
4.2  1013 and 2.2  1013 eV1cm2, respectively. This situation
shows clearly the effect of the series resistance and the series
resistance value should be taken into account in determining the
interface state density distribution curves. And ﬁnally, reverse-
breakdown voltage of Al/b-Ga2O3/p-Si SBDs was measured as 38 V.
4. Conclusion
In this study, annealing effect on the structure and microstruc-
ture of PEALD grown b-Ga2O3 thin ﬁlms was examined. Average
crystallite size of the ﬁlms was changed rapidly after annealing
and increased with increasing annealing temperature. That means
crystallinity of the ﬁlms increased with increasing annealing tem-
perature. Electrical characteristics of Al/b-Ga2O3/p-Si SBDs have
been investigated by using I–V and C–V measurements at room
H. Altuntas et al. / Journal of Alloys and Compounds 593 (2014) 190–195 195temperature using the b-Ga2O3 thin ﬁlms as oxide layer which an-
nealed at 800 C. The main electrical parameters such as ideality
factor (n), zero-bias barrier height ð/BoÞ, leakage current level, ser-
ies resistance (RS), energy distribution proﬁle of NSS, and reverse
breakdown voltage were obtained. The values of Rswere calculated
using the Cheung methods. The energy distribution proﬁle of NSS
was also obtained from the forward-bias I–V characteristics with
and without series resistance corrections. All of the results suggest
that b-Ga2O3 thin ﬁlms, when subjected to annealing treatment
following their deposition by PEALD at low temperatures using
TMG as the Ga precursor and O2 plasma as the oxidant, can be used
for the fabrication of decent quality electrical devices.
Acknowledgments
This work was performed at UNAM supported by the State
Planning Organization (DPT) of Turkey through the National
Nanotechnology Research Center Project. Authors acknowledge
M. Guler from UNAM for TEM measurements. N. Biyikli
acknowledges Marie Curie International Reintegration Grant
(IRG) for funding NEMSmart (PIRG05-GA-2009-249196) Project.
C. Ozgit-Akgun acknowledges TUBITAK-BIDEB for Ph.D. Fellowship.
References
[1] M. Passlack, E.F. Schubert, W.S. Hobson, M. Hong, N. Moriya, S.N.G. Chu, K.
Konstadinidis, J.P. Mannaerts, M.L. Schnoes, G.J. Zydzik, J. Appl. Phys. 77 (1995)
686.
[2] A.A. Dakhel, Microelectron. Rel. 52 (2012) 1050.
[3] K. Sasaki, M. Higashiwaki, A. Kuramata, T. Masui, S. Yamakoshi, IEEE Electron.
Dev. Lett. 34 (2013) 493.
[4] C.T. Lee, J.T. Yan, Sens. Actuators B 147 (2010) 723.
[5] S. Nakagomi, K. Okuda, Y. Kokubum, Sens. Actuators B 96 (2003) 364.
[6] T.H. Tsai, J.R. Huang, K.W. Lin, W.C. Hsu, H.I. Chen, W.C. Liu, Sens. Actuators B
129 (2008) 292.
[7] M. Mohamed, I. Unger, C. Janowitz, R. Manzke, Z. Galazka, R. Uecker, R. Fornari,
J. Phys. 286 (2011) 012027.[8] Y. Kokubun, K. Miura, F. Endo, S. Nakagomi, Appl. Phys. Lett. 90 (2007) 031912.
[9] H.W. Kim, N.H. Kim, C. Lee, J. Mater. Sci. 39 (2004) 3461.
[10] S.A. Lee, J.Y. Hwang, J.P. Kim, S.Y. Jeong, C.R. Cho, Appl. Phys. Lett. 89 (2006)
182906.
[11] T. Oshima, T. Okuno, S. Fujita, Jpn. J. Appl. Phys. 46 (2007) 7217.
[12] O. Bierwagen, M.E. White, M. Ying Tsai, J.S. Speck, Mol. Beam Epitaxy 347
(2013).
[13] F.K. Shan, G.X. Liu, W.J. Lee, G.H. Lee, I.S. Kim, B.C. Shin, J. Appl. Phys. 98 (2005)
023504.
[14] F.K. Shan, G.X. Liu, W.J. Lee, G.H. Lee, I.S. Kim, B.C. Shin, Integr. Ferroelectr. 80
(2006) 197.
[15] G.X. Liu, F.K. Shan, W.J. Lee, B.C. Shin, S. Kim, H.S. Kim, C.R. Cho, Integr.
Ferroelectr. 94 (2007) 11.
[16] N.J. Seong, S.G. Yoon, W.J. Lee, Appl. Phys. Lett. 87 (2005) 082909.
[17] G.X. Liu, F.K. Shan, W.J. Lee, G.H. Lee, I.S. Kim, B.C. Shin, Integr. Ferroelectr. 85
(2006) 155.
[18] I. Donmez, C. Ozgit-Akgun, N. Biyikli, J. Vac. Sci. Technol. A 31 (2013) 01A110.
[19] A.L. Patterson, Phys. Rev. 56 (1939) 978.
[20] S.M. Sze, Physics of Semiconductor Devices, second ed., Wiley, New York, 1981.
[21] H. Altuntas, S. Altindal, S. Ozcelik, H. Shtrikman, Vacuum 83 (2009) 1060.
[22] S. Demirezen, Z. Sonmez, U. Aydemir, S. Altindal, Curr. Appl. Phys. 12 (2012)
266.
[23] T. Tunc, S. Altindal, I. Dokme, H. Uslu, J. Electron. Mater. 40 (2011) 157.
[24] S. Kar, W.E. Dahlke, Solid-State Electron. 15 (1972) 221.
[25] S. Wagle, V. Shirodkar, Braz. J. Phys. 30 (2000) 380.
[26] Y.S. Ocak, M. Kulakci, T. Kilicoglu, R. Turan, K. Akkilic, Synth. Met. 159 (2008)
727.
[27] O. Vural, N. Yildirim, S. Altindal, A. Turut, Synth. Met. 157 (2007) 679.
[28] H. Norde, J. Appl. Phys. 50 (1979) 5052.
[29] U. Kelberlau, R. Kassing, Solid-State Electron. 22 (1979) 1847.
[30] A. Tatarog˘lu, S. Altındal, Microelectron. Eng. 85 (2008) 233.
[31] S.K. Cheung, N.W. Cheung, Appl. Phys. Lett. 49 (1986) 85.
[32] T. Kilicoglu, Thin Solid Films 516 (2008) 967.
[33] V. Rajagopal Reddy, A. Umapathi, L. Dasaradha Rao, Curr. Appl. Phys (2013),
http://dx.doi.org/10.1016/j.cap.2013.06.001.
[34] S. Altındal, _I. Dökme, M.M. Bülbül, N. Yalçın, T. Serin, Microelektron. Eng. 83
(2006) 499.
[35] P. Cova, A. Singh, A. Medina, R.A. Masut, Solid-State Electron. 424 (1998) 77.
[36] H.C. Card, E.H. Rhoderick, J. Phys. D: Appl. Phys. 4 (1971) 1589.
[37] E.H. Nicollian, A. Goetzberger, Appl. Phys. Lett. 7216 (1965).
[38] M.K. Hudait, S.B. Kruppanidhi, Solid-State Electron. 44 (2000) 1089.
[39] E.H. Nicollian, J.R. Brews, MOS Physics and Technology, John Wiley & Sons,
New York, 1982.
